AbiralArch/hardware-cvdp-examples
Updated • 29
Edit Datasets filters
Active filters: rtl
AbiralArch/hardware-verilogeval-v2
Viewer • Updated • 471 • 38
AbiralArch/hardware-shailja-vgen
Viewer • Updated • 87 • 30
AbiralArch/hardware-cvdp-complete
Updated • 197 • 1
xxrjun/rtllm-variants
Viewer • Updated • 50 • 4
architect-ubc-capstone/rtl-augmented
Updated • 171
architect-ubc-capstone/rtl-augmented-v2
Updated • 378
architect-ubc-capstone/rtl-augmented-v3
Updated • 198
VN-26/rtl-llm-dataset
Updated • 30
Adel9st/Verilog-Turkish-Dataset
Updated • 67
billshockley/titanbench
Updated • 82
vyomaalabs/verixa-dataset
Viewer • Updated • 105k • 40
KSU-HW-SEC/SynthAgentic-Eval
Updated • 265
Rajasrl/VLSI-Dataset
Updated • 7
EvanOLeary/rtllm-shinka-evolve
Viewer • Updated • 1.84k • 18 • 1
hasankursun/soc-builder-rtl-v1
Viewer • Updated • 5k • 11.7k • 2
aashay96/scientific-posttrain-rtl-formal-eval
Preview • Updated • 26
nickh007/hw-verify
Viewer • Updated • 49 • 123
theepicflyer/openrtlset-permissive-verified
Viewer • Updated • 13.6k • 72
Jongbin-kr/VeriReason-RTL-Coder_7b_no_reasoning_tb
Viewer • Updated • 1.89k • 55
fenggev566/Reasoning-benchmark-sim-out
Preview • Updated • 150
ssdataanalysis/hebocrbench-v1
Viewer • Updated • 34.3k • 159